Help with verilog

Discussion in 'OT Technology' started by dbhakta, Jan 23, 2009.

  1. dbhakta

    dbhakta New Member

    Joined:
    Feb 1, 2007
    Messages:
    122
    Likes Received:
    0
    I have to program a xilinx BASYS board to take an input signal and display the duty cycle on the seven segment display...the only problem is i have never programmed in verilog and i only have 2 days to get this done...could anyone show me some code or tell me how to accomplish this

    digilentinc.com/Data/Products/BASYS/BASYS_E_RM.pdf
     
  2. mobbarley

    mobbarley Active Member

    Joined:
    Mar 4, 2005
    Messages:
    9,256
    Likes Received:
    2
    Location:
    Sydney
    does it need to be verilog? the schematic capture in xilinx webpack is very good and easy to adopt a design if you have it already or you know how you are going to achieve it.
     
  3. mobbarley

    mobbarley Active Member

    Joined:
    Mar 4, 2005
    Messages:
    9,256
    Likes Received:
    2
    Location:
    Sydney
    oh wait, fpga sorry. i have only done cpld stuff.
     

Share This Page